


LOGIC DRAWINGS


The symbology used in the LINC logic drawings is very similar to that used by Digital Equipment Corporation (DEC) of Maynard, Massachusetts. For a general explanation of this symbology, see DEC manual C-100. This manual also contains a description of each of the DEC logic packages used in the LINC. Other logic packages used in the LINC are described in volume 2 of the LINC Manufacturing Description.

DEC packages are identified by type numbers such as 4113, 4204, 4141, etc. Some of these packages can be jumpered internally to satisfy different loading conditions or to perform different logic functions. Packages used in the LINC indicate their jumpering configuration through suffixes appended to their type number. The package 4204, for example, appears as a plain 4204, a jumpered 4204A, and a jumpered 4204AC. The jumpering configuration specified by a suffix can be looked up in volume 2 of the LINC Manufacturing Description.


A broken line encloses each logic package or piece thereof that appears on a LINC logic drawing. The package type is written just inside the broken line, the packages frame location is written just outside. Minor variation from DEC symbology can always be resolved by looking up a particular package in the DEC manual and checking out the pins in questions. Grosser departures from DEC symbology are explained to the right.




NEG. "AND"




GND. "AND"




NEG. "OR"



GND. "OR"




output is a 0.4 nsec pulse.



jumper makes output a 1.0 nsec pulse.


PULSE AMPLIFIERS



NEG. "AND-OR"

TIMING DIAGRAMS

Timing diagrams are used to show that occurrence and relationship of the various operations involved in the execution of an instruction. In this notation, each of the principal flip-flop registers is represented by a horizontal line. Time is measured along the line from left to right, and operations involving the register are marked at their proper time of occurrence. The registers R, L, and Z are shown only in those instructions that involve them. Registers B, C, P, S, and A are always shown. The operation of memory is indicated by a line marked "M." When this line is displaced upward, memory is in its read phase; when it's displaced downward, memory is in its write phase. A conditional operation of memory is indicated by a broken line.



FLIP-FLOP

Outputs: 1. Output pins are shown twice, once for each side of the flip-flop. In this example, the output pins are R and Z. The example indicates that:

when the flip-flop is a "zero," pin R is negative and pin Z is gnd.
when the flip-flop is a "one," pin Z is negative and pin R is gnd.

Inputs: 1. AC coupled inputs are always drawn as though connected to a pulse source, even when the input signal is not a pulse.
2. "Clear" inputs may be drawn in either of the two ways shown.





Most operations occur at one of the standard event times marked along the top of the diagram by the numbers 0, 1, 2, and 3 (representing time pulses t_0 , t_1 , t_2 , and t_3). Some operations, however, occur at other times. The clearing of S, for example, occurs at the end of the memory write gate if memory is operated. Otherwise it occurs at time t_2 .



A vertical arrow indicates the modification of the contents of one register by the contents of another. The type of modification involved is specified to the right of the arrow head. All other operations are indicated by small vertical slash marks. If a slash mark indicates the clearing of a register, the register line will end at the slash mark. If the slash mark indicates anything else, the name of the operation is specified to its right.

Parentheses around the name of an operation indicate it as being conditional. Notes to one side of the diagram will specify the condition. Parentheses around the head of an arrow or around a slash mark indicate that more than one kind of operation can occur. Notes to the side of the diagram will call out the different operations possible and will specify the conditions under which they occur.







CHANGES LISTED	DATE	CHANGES
LINC		SYMBOLY AND NOTATION
DATE	1000	CIL

**INDEX CLASS AND HALF WORD CLASS
SET-UP CYCLES.**





$$\textcircled{1} \text{ NAKB} \text{ iff } (\overline{\text{LDH} \vee \text{STH} \vee \text{SHD}})$$

$$\text{HALFNDXB} \text{ iff } (\text{LDH} \vee \text{STH} \vee \text{SHD})$$


INDEX CLASS EXECUTION CYCLES.




HALF WORD EXECUTION CYCLES.




LINC		INSTRUCTION TIMING SHEET #1	
DATE		1001	

OPERATE CLASS INSTRUCTIONS.




EXAMPLES OF OPERATE USAGE


A. OPRi #15 (KBD)










B. OPR • GULP (3 WORD TRANSFER INTO MEMORY)




C. OPR - GULP (3 WORD TRANSFER OUT OF MEMORY)






FULL ADDRESS INSTRUCTIONS.

**MISCELLANEOUS CLASS INSTRUCTIONS**

to be used with MAFEX program only



SKIP CLASS INSTRUCTIONS




① SKP $\wedge \pi \sim$ SXL $\wedge \pi$
② NDXP IFF CMET
ZNDYP IFF CMET

NOTE:




i_0	Skip if condition met.
i_1	Skip if condition not met.

ROTATE CLASS INSTRUCTIONS





- ① SHIN = POL ~ ROR ~ SCR
- ② NOX IFF $\eta = 17$
- ③ ASHR IFF ROR ~ SCR
ASHL IFF ROL
- ④ P \rightarrow S IFF $\eta = 17$


INSTRUMENT	DATE	BY	CHART
LINC	INSTRUCTION TIMING SHEET #2		
DATE	1002	CIR	



- (1) $S_{11}' \rightarrow SET B$
- (2) $S_{11}' \cdot \bar{B} \rightarrow COMPB$
- (3) $\bar{B} \cdot (S_{11}' \cdot \bar{METH}) \rightarrow STOP$




- (1) $START 20 \rightarrow 20 \rightarrow P$
 $" 400 \rightarrow 400 \rightarrow P$
 $" RS \rightarrow RS \rightarrow P$
 $MARK \rightarrow 40 \rightarrow P$
- (2) $TAKEOFF = STOPP' \vee$
 $STOPP' \vee STOPP' \vee MARKP'$



$$DOFF' = (TAKEOFF \vee COMPB' \vee 181P')$$

CHANGES	DATE	DATE	DATE
LINC			
CONSOLE FUNCTION TIMING DIAGRAM			
DATE	1005	CCL	

1008 0 → CY
 1009 2 → CY
 EXT. 18VDC +
 1008 CHANGE
 EXT. EXT. CLOCK
 EXT. INHIBIT INT. CLOCK
 1008 NDACY
 1010 PRESET
 1009 RUNNING




LINC		CYCLES AND TIME PULSES	
DATE	1007	CL	

1007 G.O. = 4.3
1008 ADDX
1009 ADD = 37C
1010 BCLAS
1011 BLK1
1012 CBRP = 1B1P
1013 CBRP
1014 CP
1015 CY360
1016 CY0 - CY6
1017 DOFP
1018 FALLER = 1B1P

1019 GY
1020 GSEARCH
1021 GULP - OPE
1022 INSTRUCTIONS +
1023 INSTRUCTIONS +
1024 IO - 11
1025 JMPG
1026 MASTER RESET
1027 NO - 117
1028 NDIR
1029 NDIR = (SET - 11)
1030 PAUSED

1031 PRESET
1032 PRESET
1033 PRESET
1034 PRESET
1035 PRESET
1036 PRESET
1037 PRESET
1038 PRESET
1039 PRESET
1040 PRESET
1041 PRESET
1042 PRESET
1043 PRESET
1044 PRESET



LINC		MODE AND CYCLE CONTROL LOGIC	
DATE	1008	REV	

1006	GM
1007	CP
1007	CY ₀ -CY ₂
1007	CY ₀ -CY ₆
1006	DM * FM * CM * BM
1008	DGINS
1018	FILL60
1004	GM
1008	GNIL
1018	IBIFF
1012	INSTRUCTIONS
1020	INSTRUCTIONS


1018	1STOP - 20ESTOP
1019	MARKFF
1036	MARKRES
1067	MASTER RESET
1030	MEM3
1020	MSC - IO
EXT.	QKRESTART
EXT.	RDLA - RDLF
1013	S ₀ - S _N
1018	STEPS13
1007	E ₀ - E ₃
1023	tt ₀ - tt ₂

ISSUED DATE	APPROVED BY	NAME	CHANGES
LINC		RUN-PAUSE-STOP LOGIC	
SHEET			
DATE	1009		COL

1014 C → A₀-4
 1015 C → A₁-8
 1015 ASHL
 1015 ASHR
 1011 B₀-B₄
 1013 BR₀-BR₄
 1015 BETA
 1013 C₀-C₄
 1015 CARRY
 1016 CBIN-1.0
 1015 COMPA
 1017 CVPL

1018 DSC-3.3
 1019 EC
 1015 ENAC
 1015 FIXR
 1013 10-21
 1013 INSTRUCTIONS
 1014 L
 1014 LAM-MTP
 1014 LBCOL
 1015 LBCOR
 1013 LC₀-LC₄
 1016 MATH₀-MATH₄

1014 RBCOR
 1015 RELAY → Ar
 1015 SN → A
 1015 SN₀-SN₄
 1013 TC₀-TC₄
 1015 TN → A
 1015 TN₀-TN₄
 1014 Z₀-Z₄
 1015 ZBCOA
 1015 ZBETA




COUPLING UNIT

CHANGES		
LINC 'A' REGISTER		
REV	1010	CL

1016 Q → B
1016 A₀ → A₀
1016 A₁ → A₁
1016 A₂ → A₂
1016 BSHL
1016 BSHR
1016 COMPB
1016 DSC-3.3
1016 ENBC
1016 HALFMDR
1016 LS → B
EXT. LS → B₀

1015 NO → m6
1016 NDRB
1016 P → B
1016 P₀ → P₀
1016 RS → B
EXT. RS → RS₀
1016 RA₀ → RA₀
1016 SETB
1016 TD₀ → TD₀
1016 UN → B
EXT. UN → UN₀
1016 VN → B

EXT. VN₀ - VN₂




1007 0.0 - 6.3
 1007 ATPL
 1007 CY₂ - CY₂
 1007 CYD - CY₆
 1018 DOPF
 1020 DSC + MUL
 1008 GGN1
 1020 INSTRUCTIONS +
 EXT. LS₂ - LS₂
 1007 MASTER RESET
 1029 SA₂ - SA₂
 1020 SHIN

1015 SHIN - CY₂ - 117

Shin - CY₂ - 117
 1015 SHIN - CY₂ - 117


4.5



LINC		C REGISTER	
1012			

1007 Q-Q-6.3
1017 Q-Q-P
1017 Q-Q-S
1010 A₀-A₈
1017 B-Q-S
1011 B₀-B₈
1020 B₀-B₈ (ABSTRACT)
1017 C-Q-P
1017 C₀-C₈
1012 C₀-C₈
1017 C₀-C₈
1017 FAXL


1017 FAXR
1018 MARKFF
1017 NDAP
1017 NDAS
1017 P-Q-S
1017 RS-Q-P
EXT. RS₀-RS₈
1018 STROFF
1018 STROFF



LINC		P & S	
		REGISTERS	
DATE	1013	CH	

1007 0.0-4.3
1010 $A_0 - A_4$
1015 ASNR
1011 $B_0 - B_4$
1012 $C_0 - C_4$
1015 CARRY
1027 CVPL
1020 DSC-3.3
1020 DSC = MUL
1015 ENAC
1015 GGN1
1013 10-11

1020 INSTRUCTIONS
1007 MASTER RESET
1020 MSC-10-0.2
1020 MUL-2.3
1012 10-11
1027 SANPL
1015 SANPLS
1015 $m_5 = 20.0.2 = m = 11$




LINC		CHANGES	
DATE	10/14	L, Z = R	REGISTERS

1007 0.0 - 6.3
1010 A₀ - A₄
1016 A₅ - B₂
1020 ADD - ADA - ADM - LAM
1007 ATPL
1020 BCL - BSF
1020 BCO - LDA - SAF
1020 BSF6T
1026 BN - CM
1027 CVPL
1007 CYO - CY6
1020 DSC - 3.3

1024 FM
1012 INSTRUCTIONS
1020 INSTRUCTIONS
1019 L
1020 LDA - LDM
1020 LDN - SHD
1020 MSC - 10 - 115
1020 MSC - 10 - 0.2
1020 MUL - 2.3
1007 MUL - 173
1015 MUL - 113 - S₀
1012 NO - 117

1020 NH - 115
1026 NEAT
1020 OPCLA
1020 OPR - 2.1
1020 OPR - 2.2
1009 PAUSFD
1013 S₀ - S₄
1020 SMIN - 117
EXT. SNEF
1007 E₀ - E₃
1023 E₀ - E₂
EXT. TNEF

1007 T_{P0} - T_{P1}
1007 T_{P0} - T_{P3}
1026 WPTP
1014 Z₀ - Z₄




LINC		A REGISTER CONTROL LOGIC	
DATE	015	OR	

1007 0.0-6.3 CYO
 1020 ADM-LAM
 1014 B→Z
 1021 B₂-Y
 1011 B₂-B₀
 1020 BREF
 1020 BADFR
 1018 CLREF
 1007 CY₀-CY₆
 1020 CY₂-(CY₅-CLREF)
 1007 CY₀-CY₆
 1008 CY160

1018 DORF
 1018 EXAMFF-FILLFF
 1018 FILLSTEFF-FILLFF
 1024 FM
 1008 GGV1
 1008 GNIL
 1020 HALCLASS
 1012 1.0-2.1
 1012 INSTRUCTIONS
 1020 INSTRUCTIONS
 1012 1.3-2.6
 1018 MARKFF

1020 MUL-2.3
 1012 NO-N17
 1020 NDIR-(SET-2.1)
 1020 OPR-2.1
 1018 PROFF
 1013 S₀-S₄
 1020 STA-STC
 1020 STN-CY₂-S₀
 1020 STN-CY₂-S₄
 1007 C₀-C₃
 1007 C₀
 1023 C₀-C₃

1026 WRTF



LINC		B REGISTER CONTROL LOGIC	
DATE	10/16	DR	




1036	BLKI
1036	BLKI + ADDK
1020	BREF
1026	CBIN
1018	CLREF
1024	CM #
1007	CY0 - CY6
1020	CY2 + MUL
1036	DM + GM
1018	DOFF
1020	OSC - 3.3
1018	EXAMF + FILLF

```

1018 FILLSTEFF*.STEFF*.CLRF*
1015 FIXQ
1007 GENI
1008 GNIL
1020 GULP-OPR
1012 IO-i1
1021 ICMET
1012 INSTRUCTIONS *
1020 INSTRUCTIONS *
1018 MARKFF
1008 MUL-PI3
1012 NO-P17

```

1020	NREF = SET
1016	P → B
1026	RFN!
1018	STEPXFF
1018	STRSFF
1007	t ₀ - t ₃
1019	t _{2a}
1018	TAKEOFF
1021	XCMET
1026 13	DOINFF
1020B	RFINTFF




ISSUED	BY	DATE	CHANGED
LINC			P AND S CONTROL LOGIC
QPL			
DATE	1017	CL	


1009	HALT-CY0
EXT.	181PB
EXT.	1STOPPB
EXT.	MARKPB
1007	MASTER RESET
1026	MTP-0.2
1017	P→S
EXT.	PRESETPB 0
EXT.	PBLA - PBLD
EXT.	RESUME PB
1001	SHIFT MODES
EXT.	ST0PB

1009	HALT-CY0
EXT.	181PB
EXT.	1STOPPB
EXT.	MARKPB
1007	MASTER RESET
1026	MTP-0.2
1017	P→S
EXT.	PRESETPB 0
EXT.	PBLA - PBLD
EXT.	RESUME PB
1001	SHIFT MODES
EXT.	ST0PB





EXT.	STV00PB
EXT.	STAPPB +
EXT.	STEFAPB
EXT.	STR3PB
1007	t ₀ - t ₃
EXT.	XOESTAPPB



LEFT SWITCHES





RIGHT SWITCHES



NOTE:

IN THE ABOVE LEVER SWITCHES, THE CONTACT SPRINGS ARE ARRANGED SO THAT THE PBLB LEVEL OCCURS AFTER STEPEXPB, FILLSTEPB, PRESETPB, DOFPB, RESUMEPB, AND PBLC OCCURS AFTER STEPFB. PBLA GOES TO GND ONLY ON RELEASE OF FILLSTEP OR FILL.




1. WHEN KEY IS STRUCK, 6 BIT CODE APPEARS ON KB₁ - KB₆
2. KSTR LINE GOES TO GND.
3. KB₆ - B PULSE READS 6BIT CODE INTO B AND TURNS ON RELIPFF.
4. RELIP OPERATES KAR, RELEASING KBD SOL.
5. RLSD CLEARS RELIPFF.

DATE	REVISION	DESCRIPTION
	1	KEYBOARD AND CONSOLE SWITCH SIGNALS
	2	
	3	
	4	
	5	
	6	
	7	
	8	
	9	
	10	
	11	
	12	
	13	
	14	
	15	
	16	
	17	
	18	
	19	
	20	
	21	
	22	
	23	
	24	
	25	
	26	
	27	
	28	
	29	
	30	
	31	
	32	
	33	
	34	
	35	
	36	
	37	
	38	
	39	
	40	
	41	
	42	
	43	
	44	
	45	
	46	
	47	
	48	
	49	
	50	
	51	
	52	
	53	
	54	
	55	
	56	
	57	
	58	
	59	
	60	
	61	
	62	
	63	
	64	
	65	
	66	
	67	
	68	
	69	
	70	
	71	
	72	
	73	
	74	
	75	
	76	
	77	
	78	
	79	
	80	
	81	
	82	
	83	
	84	
	85	
	86	
	87	
	88	
	89	
	90	
	91	
	92	
	93	
	94	
	95	
	96	
	97	
	98	
	99	
	100	


1007 Q.Q - L3
1020 ADM - LAM
1017 B - S
1026 BLK1
1026 BLK1 - C2
1026 (BLK1 - C2) - WRTP
1017 C0 - S
1012 C0 - C0
1018 CLRPF
1007 CY0 - CY6
1024 DM
1018 DOPF

1018 FILLPF - FILLSTPFF
1024 GM
1020 INSTRUCTIONS +
1008 JNFS
1020 MOUT +
1013 RQ - RIT
1017 RDXS
1020 OPD - GULP
1017 P - S
1018 PRESET
1020 STA - STC
1020 STH - CY2 - S2

1020 STH - CY2 - S2
1008 STOPPFO
1007 T0 - T3
1007 TP0 - TP3




TYPICAL VALUES
MODEL 1: 0.9 μ SEC
MODEL 2: 1.8 μ SEC



LINC		MEMORY CONTROL LOGIC
DATE	1019	CL

1007 0.0-6.3
 EXT. BEET *
 1012 C₀-C₄
 EXT. CLPL *
 1007 C₀-C₄
 1007 C₀-C₄
 1012 1.0-1.1
 1012 INSTRUCTIONS *
 1014 KB → B
 EXT. MINP *
 EXT. RESULT *






1012 NO-117
 1018 PRESET
 EXT. RLSD *
 1013 S₀-S₄
 EXT. SNPL *
 EXT. TNEL *
 1014 R₀-R₄



LINC		ASSORTED LOGIC FUNCTIONS	
DATE	1020	REV	

1010 A₀-A₉
1011 B₀-B₉
1007 CYD-CY6
1034 IM
1018 ISTOP
EXT. KSTR
10M
EXT. LS₀-LS₉
1012 M0-M17
1030 RELI0FF
1013 S₀-S₉
EXT. SS₀-SS₉

EXT. XL₀-XL₉
1015 X0FSTOP












CHANGES	
LINC	
SENSE M74	
DATE	1021


1007 0.0-6.3
1018 A₀-A₃
EXT. ALEL +
EXT. AREL +
1007 ATPL
1018 AUTOFF
1011 B₀-B₃
1009 BOP
1012 C₀-C₃
1018 CBCPF
1018 CLRPF
1007 C.F

1007 CY0-CY6
1018 EXAMPF + STEPPPF +
1018 FILLPF + FILLSTPF +
1009 GONI
1018 IB1PF
1018 INTR
1018 ISTOP
1018 L
1018 MARKPF
1018 MOTN₀-MOTN₁
1012 H0-A17

1020 OPR-2.1
1020 OPR-3.2
1015 P₀-P₃
1009 PAUSEFO
1018 PRESET
1018 R₀-R₃
1009 RUNNING
1013 S₀-S₃
1025 U
1018 X0STOP





1007 0.0 - 6.3
 1025 $A_H \rightarrow MOTN$
 1025 ACIP
 1026 CBIN - CY1 - LAST BLOCK
 1018 MARKFF
 1026 MARKUP
 1025 $MOTN_0 \rightarrow MOTN$
 1026 $MTP \cdot Q.2$
 1007 $E_0 - E_3$
 1024 W6FF



NOTE: A NEG. ENABLING LEVEL MUST BE PROVIDED AT T20K (READER-WRITER, DWG 1317) IN ORDER TO WRITE.


NOTE:




- MOYN,
 T
 2

Bloom
 Carr
 Chalkin
 BM
 6-CH
 C-2


2
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100




1047	$t_0 - t_3$
1053	$t_0^2 - t_3^2$



L/T - 27 - 1025



POWER RELAY (P) LATCHING CONTROL (NOTE 1)



1. POWER RELAY (P) WHENEVER A CLOSED PATH CONNECTS -3 VOLTS TO THE P RELAY CONTROL, THE P CONTACTS CLOSE. ONCE CLOSED, THEY CAN BE OPENED AGAIN ONLY BY OPENING THE \bar{R} CONTACT, i.e. BY PRESSING THE R BUTTON.
2. CONTACT NOTATION: $\overline{\text{X}}$ A CONTACT WHICH IS CLOSED WHEN CONDITION "X" EXISTS.
 X A CONTACT WHICH IS OPEN WHEN CONDITION "X" EXISTS.
3. "L" = LEFT BUTTON
"R" = RIGHT BUTTON
4. ONLY ONE OF THE TWO UNITS IS SHOWN, AS THEY ARE ESSENTIALLY IDENTICAL. DOTTED LINES INDICATE SECTIONS SHARED BY THE TWO UNITS, i.e. THERE IS BUT ONE D.C. SUPPLY AND ONE PAIR OF MOTION RELAYS. IN ADDITION TO THE 115 VOLT LINE, THE TWO INDICATED LINES ARE CONNECTED TO THE OTHER UNIT. UNITS OPERATE INDEPENDENTLY SO FAR AS PUSH BUTTONS ARE CONCERNED. EACH UNIT HAS A SELECTION RELAY (S), WHICH, WHEN ACTIVATED, CONNECTS CONTROL TO THE M_0 AND M_1 RELAYS. THESE MOTION RELAYS ARE CONTROLLED BY B_{MOTN_0} AND B_{MOTN_1} LEVELS DERIVED FROM THE $MOTN_0$ AND $MOTN_1$ FLIP-FLOPS IN THE CABINET. (SEE DWG. 1025) NOTE THAT THE SUBSCRIPTS DO NOT REFER TO THE UNIT, i.e. BOTH FLIP-FLOPS ARE REQUIRED TO CONTROL THE MOTION OF EITHER UNIT SELECTED. ONLY ONE UNIT WILL HAVE ITS SELECTION RELAY ACTIVATED AT ANY ONE TIME.
THE VARIOUS STATES ARE:

$MOTN_1$	$MOTN_0$	LEFT MOTOR	RIGHT MOTOR	RESULTANT MOTION
0	0	HALF VOLTAGE	HALF VOLTAGE	STOP
0	1	SHUNTED	FULL VOLTAGE	BACKWARD
1	0	FULL VOLTAGE	SHUNTED	FORWARD
1	1	SHUNTED	FULL VOLTAGE	BACKWARD


5. THE VARIABLE RESISTOR ACTS AS A VOLTAGE DIVIDER SO THAT RATHER THAN COMPLETELY SHUNTING ONE MOTOR, AND APPLYING FULL VOLTAGE TO THE OTHER, A SMALL PART OF THE VOLTAGE MAY BE APPLIED TO THE TRAILING MOTOR. THIS PERMITS PROPER ADJUSTMENT OF TAPE TENSION.

LINC
TAPE UNITS
MOTOR POWER
CONTROL NETWORK

1025A
CA


1012	MO - M17
1018	PRESET
1017	$t_0 - t_3$
1028	$t_{t0} - t_{t1}$

1007 0.0-4.3
 1010 A₀-A₇
 EXT. ANCH 10 - ANCH 17
 1007 ATPL
 1011 B₀-B₇
 1020 INSTRUCTIONS +
 EXT. KNOB 0 - KNOB 7
 1012 10 - 17
 1015 PRESET
 1014 Z₀-Z₇



NOTE:


1. SHIELDED TWISTED PAIR WITH RETURN LEADS GROUNDED AS INDICATED. SHIELDS ARE GROUNDED ON LOWER GND BUSS AT FANTAIL.
2. SHIELDED TWISTED PAIR WITH RETURN LEAD GROUNDED TO FN"D OF ITS RESPECTIVE PLUG (i.e. V7D OR V10D) THE SHIELD IS GROUNDED ON LOWER GND BUSS AT FANTAIL.
3. UNSHIELDED TWISTED PAIR WITH THE RETURN LEAD GROUNDED AS INDICATED.
4. WHEN "J" IS NEGATIVE WITH RESPECT TO "E", A NEGATIVE PULSE OCCURS AT THE OUTPUT OF THE LDA AT FN"Y".
5. ⊗ NON-STANDARD VOLTAGE




NOTE:



1. A BY PASS CAPACITOR, (100 MFD, 20V, 20%, SPRAGUE # 150D) IS ATTACHED BETWEEN Y2C (-15 VOLTS) AND Y4GND_U.
2. SLICE LEVELS ARE AVAILABLE ON SENSE AMPLIFIER PINS "U" AND "K" (FOR UPPER AND LOWER AMPS.)
3. EACH SENSE AMPLIFIER INPUT, (PINS X,Y,E,F) HAS A 120Ω RESISTOR TO GROUND.

CHANGES	DATE	BY	APP'D BY
LINC			
MEMORY SENSE LOGIC			
ENG.			
DATE		1028	
CHK.			



1014 MODEL A
1013 S₀ - S₉
1007 TP₀ - TP₉





- NOTE 1: EACH CORE HAS TWO X SELECTION AND TWO Y SELECTION LINES RUNNING THROUGH IT. (SEE PICTORIAL ABOVE) THE DIGIT PLANES ARE DRAWN TWICE SCHEMATICALLY SO THIS MAY BE MORE EASILY SEEN.
- NOTE 2: THE "Y" MEMORY STACK ADDRESS IS WIRED FROM A SIMILAR SCHEMATIC.

LINC		"X" MEMORY STACK ADDRESS WIRING	
DATE	1051	DES.	

FU (MAG TAPES)

FU (MAG TAPES)			
NAME		PIN	FRAME LOC
CNASSIS GNO		1	
SOLENOIDIO GNO		17	
TCNAN ⁰	◆	2	T20V
TCNAN ¹	◆	18	T20W
MCNAN ⁰	◆	3	T21V
MCNAN ¹	◆	19	T21W
TM RETURN		4	T21gnd _L
O RETURN		20	T24gnd _L
DCHAN ⁰	◆	5	T25V
DCHAN ¹	◆	21	T25W
DCNAN ₂ ⁰	◆	6	T24V
DCHAN ₂ ¹	◆	22	T24W
DCNAN ₂ ⁰	◆	7	T23V
DCNAN ₂ ¹	◆	23	T23W
BMOTN ₀	◆	8	U25P
BMOTN ₁	◆	24	U25V
BU ⁰	◆	9	U25Z
BU ¹	◆	25	U25X
		10	
		26	
		11	
		27	
		12	
		28	
		13	
		29	
		14	
		30	
OV		15	
-18V		31	
-15V		16	
-15 SOLENOID		32	

MAGNETIC TAPE CONNECTOR

CHANGES		DATE	BY
LINC	FANTAIL PIN ASSIGNMENTS SHEET #1	1032	CA.

FC (DA)

FC		(DA)
NAME		PIN FRAME LOC
TN ₀	◆	1 W18L
TN ₁	◆	17 W18U
TN ₂	◆	2 W15L
TN ₃	◆	18 W15U
TN ₄	◆	3 W12L
TN ₅	◆	19 W12U
TN ₆	◆	4 W9L
TN ₇	◆	20 W9U
TN ₈	◆	5 W6L
TN ₉	◆	21 W6U
TN ₁₀	◆	6 W3L
TN ₁₁	◆	22 W3U
TNEL	◆	7 V23L
OPR10	◆	23 U17P
OPR11	◆	8 U17T
OPR12	◆	24 U17W
OPR13	◆	9 U17Z
OPR14	◆	25 U16N
OPR15	◆	10 U16L
OPR16	◆	26 U16P
OPR17	◆	11 U16T
XL7	◆	27 U23Y
XL10	◆	12 U22N
XL11	◆	28 U22K
XL12	◆	13 U22M
XL13	◆	29 U22P
INTERNAL CLOCK INHIBIT	○	14 S9W
INTREQ	◆	30 #A2LY
BDOINFF ²	◆	15 X19X
SAMFF ²	◆	32 V1CH

RCO
LINE ONLY

FD (DB

FD		(DB)
NAME		PIN
UN ₀	♦	1
UN ₁	♦	17
UN ₂	♦	2
UN ₃	♦	18
UN ₄	♦	3
UN ₅	♦	19
UN ₆	♦	4
UN ₇	♦	20
UN ₈	♦	5
UN ₉	♦	21
UN ₁₀	♦	6
UN ₁₁	♦	22
UNEL	♦	7
CLEL	♦	23
BECT	♦	1
MINP	♦	24
MOUT	♦	9
OPR0	♦	25
OPR1	♦	10
OPR2	♦	26
OPR3	♦	11
OPR4	♦	27
OPR5	♦	12
OPR6	♦	28
OPR7	♦	13
XL0	♦	29
XL1	♦	14
XL2	♦	30
XL3	♦	15
XL4	♦	31
XL5	♦	16
XL6	♦	32

FE (DC)

FE		(DC)
NAME		PIN FRAME LOC
GA ₀	♦	1 W28Z
GA ₁	♦	17 W25W
GA ₂	♦	2 W25T
GA ₃	♦	18 W25P
GA ₄	♦	3 W25L
GA ₅	♦	19 W25H
GA ₆	♦	4 W24Z
GA ₇	♦	20 W24W
GA ₈	♦	5 W24T
GA ₉	♦	21 W24P
GA ₁₀	♦	6 W24L
GA ₁₁	♦	22 W24H
ALBL	♦	7 U25P
AREL	♦	23 U25S
SN ₀	♦	8 W18P
SN ₁	♦	24 W18Y
SN ₂	♦	9 W15F
SN ₃	♦	25 W15Y
SN ₄	♦	10 W12P
SN ₅	♦	26 W12Y
SN ₆	♦	11 W9P
SN ₇	♦	27 W9Y
SN ₈	♦	12 W6P
SN ₉	♦	28 W6Y
SN ₁₀	♦	13 W3P
SN ₁₁	♦	29 W3Y
SNEL	♦	14 Y22Z
		30
mode 0		15
mode 1		31
mode 2		16
mode 3		32

mode 0
mode 1
mode 2
mode 3

FF (DB)

		FF (DD)	
NAME		PIN	FRAME LOC
BB ₃	◆	1	W22Z
BB ₄	◆	14	W22X
BB ₂	◆	2	W22V
BB ₃	◆	18	W23Z
BB ₄	◆	1	W23X
BB ₅	◆	19	W23V
BB ₆	◆	4	W23T
BB ₇	◆	20	W23R
BB ₈	◆	5	W23N
BB ₉	◆	21	W23L
BB ₁₀	◆	6	W23J
BB ₁₁	◆	22	W23F
VN ₀	◆	7	X18M
VN ₁	◆	23	X18T
VN ₂	◆	8	X15M
VN ₃	◆	24	X15T
VN ₄	◆	9	X12M
VN ₅	◆	25	X12T
VN ₆	◆	10	X9M
VN ₇	◆	26	X9T
VN ₈	◆	11	X6M
VN ₉	◆	27	X6T
VN ₁₀	◆	11	X3M
VN ₁₁	◆	28	X3T
VNEL	◆	11	V22T
BR ₀	◆	29	W22T
BR ₁	◆	14	W22R
BR ₂	◆	30	W22N
BR ₃	◆	15	W22L
BR ₄	◆	31	W22J
BR ₅	◆	16	W22P

FH (DE)

NAME		FH	(DE)	FRAME LOC
CHASSIS		3		
OV		17		
ANCH17	◇	2		V17X
ANCH17	◇	10		V17gnd
		3		
		19		
		4		
OV±18 Return		20		V18SO
+18V		5		V17SO
-18V		21		V19SO
ANCH10	◇	6		V18H
ANCH10	◇	22		V18gnd _U
ANCH11	◇	7		V18M
ANCH11	◇	23		V18gnd _U
ANCH12	◇	8		V18T
ANCH12	◇	24		V18gnd _U
ANCH13	◇	9		V18X
ANCH13	◇	25		V18gnd _U
ANCH14	◇	10		V17N
ANCH14	◇	26		V17gnd _U
ANCH15	◇	11		V17M
ANCH15	◇	27		V17gnd _U
ANCH16	◇	12		V17T
ANCH16	◇	28		V17gnd _U
		13		
		29		
		14		
		30		
		15		
		31		
-15V		16		
		32		

FJ (DF)

FJ		(DF)	
NAME		PIN	FRAME LOC
CHASSIS		1	
OV		17	
		2	
		18	
		3	
		19	
		4	
		20	
		5	
		21	
QKRESTART	▷	6	V21N
QKRESTART	▷	22	V21D
BCPL	▷	7	V25J
BCPL	▷	23	V25H
BATPL	▷	8	V25L
BATPL	▷	24	V25T
BPRESET	▷	9	V25V
BPRESET	▷	25	V25K
BBEOP	▷	10	V24J
BBEOP	▷	26	V24H
BOPR-2.1	▷	11	V24S
BOPR-2.1	▷	27	V24T
BOPR-2.2	▷	12	V24V
BOPR-2.2	▷	28	V24X
EXT CLOCK	▷	13	M1E
EXT CLOCK	▷	29	M1D
+0V		14	
+0V		30	
		15	
		31	
-18V		16	
OV		32	

TERMINAL FRAME CONNECTORS

Bold face is considered
on main figure
parenthesis connector
at D.Tern. Box

FT (SCOPES)			
NAME	PIN	FRAME LOC	
CHASSIS	1	GD AT F.T.	
	17		
VDEPLECTION	2	V13F	
YRETURN	18	V13D	
KDEPLECTION	3	V7F	
XRETURN	19	V7D	
	4		
	20		
OFFINT	5	V21V	
OFFINT	21	V21X	
KNOB ⁰	6	V18E	
KRTN ⁰	22	V19gnd	
XNOB2	7	V18R	
XRTN2	23	V19gnd	
KNOB4	8	V17E	
KRTN4	24	V16gnd	
KNOB6	9	V17R	
KRTN6	25	V16gnd	
+6 VOLTS	10	V16P	
-6 VOLTS	26	V16E	
ONINT ₀	11	V23P	
ONINT ₀	27	V23R	
ONINT ₁	12	V23W	
ONINT ₁	28	V23K	
KNOB1	13	V18K	
KRTN1	29	V19gnd	
XNOB3	14	V18V	
KRTN3	30	V19gnd	
KNOB5	15	V17K	
KRTN5	31	V16gnd	
KNOB7	16	V17V	
XRTN7	32	V16gnd	

SCOPE CONNECTOR

FL (CA)			
NAME	PIN	FRAME LOC	
DV	1		
OV	17		
RS ₁	2	V14J	
LS ₀	18	V24S	
RS ₁	3	V14W	
LS ₁	19	V24U	
RS ₁₀	4	X3F	
LS ₀	20	Y24M	
RS ₁₁	5	K3V	
LS ₁	21	V24P	
LS ₀	6	V28W	
LS ₀	22	Y24H	
LS ₁	7	Y25V	
LS ₁	23	Y24K	
LS ₀	4	Y25S	
LS ₀	25	Y23P	
LS ₁	4	Y25U	
LS ₁	25	Y23Y	
LS ₀	10	Y25M	
LS ₀	25	Y23S	
LS ₁	13	Y25P	
LS ₁	27	Y23U	
LS ₀	12	Y25H	
LS ₀	28	Y25U	
LS ₁	13	Y25K	
LS ₁₀	29	Y23P	
LS ₁	14	V24W	
RS ₁	30	Y15W	
LS ₁	15	V24Y	
LS ₁₁	31	V7W	
-15V	16		
-15V	32		

FN (CD)			
NAME	PIN	FRAME LOC	
OV	1		
OV	17		
S ₀ LT	2	V22Z	
P ₃ LT	18	Y21T	
S ₁ LT	3	Y22X	
P ₁ LT	19	Y20Z	
S ₂ LT	4	Y22V	
P ₂ LT	20	Y20V	
S ₂ LT	4	Y22T	
P ₂ LT	21	Y20V	
S ₂ LT	4	Y22R	
P ₂ LT	22	Y20T	
S ₂ LT	4	Y22N	
P ₂ LT	21	Y20R	
S ₂ LT	4	Y22L	
P ₂ LT	24	Y20M	
S ₂ LT	9	Y22J	
C ₂ LT	28	Y19T	
S ₂ LT	20	Y22P	
C ₂ LT	26	Y19R	
S ₂ LT	13	Y21R	
C ₂ LT	27	Y19N	
S ₁₀ LT	12	Y21N	
P ₂ LT	28	Y19L	
P ₀ LT	13	Y21Z	
C ₁₀ LT	29	Y19J	
P ₁ LT	14	Y21X	
C ₁ LT	30	Y19L	
P ₂ LT	15	V21V	
AUDOUT	31	X17X	
-15V	16		
-15V	32		

FM (CB)			
NAME	PIN	FRAME LOC	
DV	1		
OV	17		
XOESTDPPB	2	S2U	
ST400PB	18	S13S	
ISTOPPB	3	S3U	
ST20PB	19	S13R	
RESUMEPPB	4	S12W	
STRSPB	20	S13T	
STEPPB	5	S10H	
IBIPB	21	S11T	
PBLC	6	S8X	
CBCPB	22	S11U	
DOPB	7	S12V	
PBLB	23	S4U	
PRESETPB	8	S11S	
RS ₁	24	V18J	
PILLSTEPPB	9	S12T	
RS ₁	25	V18W	
STEPEKPB	10	S12U	
RS ₁	26	Y17J	
PBLA	11	S1Y	
RS ₁	27	Y17W	
PILLPB	12	S12R	
RS ₁	28	Y16J	
EXAMPB	12	S12S	
RS ₁	29	Y16W	
MARKPB	14	S13U	
RS ₁	30	V15J	
CLRPB	15	S13V	
AUTDFB	31	R2U	
-15V	16		
-15V	32		

FR (CE)			
NAME	PIN	FRAME LOC	
OV	1		
OV	17		
R ₀ LT	2	W21T	
EXAMLT	18	S14R	
R ₁ LT	3	W21R	
MARKLT	19	S14F	
R ₂ LT	4	W21M	
CLRLT	20	S14L	
A ₂ LT	5	W21L	
XOESTOPLT	21	S14T	
A ₂ LT	4	W21J	
ISTOPLT	22	S14X	
R ₂ LT	7	W21F	
AUTOLT	23	S14X	
ECYLT	4	K17N	
IBILT	25	S14T	
ECYLT	4	K17L	
CBCLT	25	S14T	
XCYLT	10	K17J	
C ₀ LT	25	Y20L	
ICYLT	11	K17F	
C ₁ LT	27	Y20J	
PAUSELT	12	K17T	
C ₂ LT	28	Y20P	
RUNLT	13	K17R	
C ₂ LT	29	Y19Z	
	14		
C ₂ LT	30	V19K	
PILLLT	15	S14N	
C ₂ LT	31	Y19V	
-15V	16		
-15V	32		

CONSOLE CONNECTORS

FP (CC)			
NAME	PIN	FRAME LOC	
DV	1		
OV	17		
	2		
SS ₁	18	U23K	
RLSD	3	X18W	
	19		
KSTR	4	U16V	
	20		
XB ₁	5	X17P	
	21		
KB ₁	6	K17Y	
	22		
XB ₁	7	X14P	
	23		
KB ₁	8	K14V	
	24		
KB ₁	9	K11F	
PBLD	10	K19U	
XB ₁	25	X11Y	
RDLF	26	K8J	
SS ₁	21	U24S	
RDLF	27	K8H	
SS ₁	27	U24U	
RDLF	28	K8F	
SS ₁	13	U24W	
RDLF	29	K8E	
SS ₁	14	U24V	
RDLF	30	K8X	
SS ₁	15	U23H	
RDLA	31	K8Z	
-15V	16		
-15V	32		

FS (CF)			
NAME	PIN	FRAME LOC	
SOLGND	1		
SOLGND	17		
CHASSIS	2		
A ₁ LT	18	W21X	
B ₀ LT	3	Y21L	
A ₂ LT	19	W21V	
B ₂ LT	4	Y21J	
A ₂ LT	20	W20Z	
B ₂ LT	5	Y21F	
A ₂ LT	21	W20X	
B ₂ LT	6	X24Z	
B ₂ LT	22	W20V	
B ₂ LT	7	X24X	
B ₂ LT	23	W20T	
B ₂ LT	8	X24V	
C ₂ LT	24	W20R	
B ₂ LT	9	X24T	
B ₂ LT	25	W20M	
C ₂ LT	10	X24R	
A ₂ LT	26	W20L	
B ₂ LT	11	X24N	
A ₁₀ LT	27	W20J	
B ₂ LT	12	X24L	
A ₁₁ LT	28	W20P	
B ₁₀ LT	13	X24J	
LINXLT	29	X17V	
B ₁₁ LT	14	X24P	
RCHIME	30	R13Z	
A ₀ LT	15	W21Z	
RELIP ⁰	31	U16U	
-15VSOL	16		
-15VSOL	32		

DATE		1033	
DWM		1033	
LINC		FANTAIL	
P/N ASSIGNMENTS		SHEET #2	
CHANGES		CM	

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
DWG. NUMBER	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023
BOX T																									
R.I.U. TYPE	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103

DWG. NUMBER	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023
BOX U																									
R.I.U. TYPE	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103

DWG. NUMBER	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023	1023
BOX V																									
R.I.U. TYPE	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103

DWG. NUMBER	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010
BOX W																									
R.I.U. TYPE	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103

DWG. NUMBER	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011
BOX X																									
R.I.U. TYPE	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103

DWG. NUMBER	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012	1012
BOX Y																									
R.I.U. TYPE	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103	4103

DWG. NUMBER																									
BOX Z																									
R.I.U. TYPE																									

* DENOTES LOAD RESISTOR CONNECTED.

1. E, F, H
2. J, K, L
3. M, N, P
4. Q, R, S, T
5. U, V, W, X, Y, Z

1. E, F, H
2. J, K, L
3. M, N, P
4. Q, R, S, T
5. U, V, W, X, Y, Z

1. E, F, H
2. J, K, L
3. M, N, P
4. Q, R, S, T
5. U, V, W, X, Y, Z

1. E, F, H, J, K, L
2. M, N, P, R, S, T
3. U, V, W, X, Y, Z

1. E, F, H
2. J, K, L
3. M, N, P
4. Q, R, S, T
5. U, V, W, X, Y, Z

1. E, F, H, J, K, L, M, N, P
2. Q, R, S, T, U, V, W, X, Y, Z


1. E, F, H, J, K, L
2. M, N, P, R, S, T
3. U, V, W, X, Y, Z

LINC
 R.I.U. DRAWING
 NUMBER REFERENCE
 (RESISTOR 300)

L/T - 38 - 1035

PRINTED IN U.S.A.


NOTE: Pieces of logic already in the LINC are indicated by solid boxes.




LOGIC FOR ZTA,
MODIFIED CLR,
AND FLOFF.

TRIGGERS ON TRAILING EDGE
OF NEGATIVE $1\mu\text{SEC}$ PULSE


EC is now output of V1S, not V1V




(dwg 1014)



(dwg 1014)



(dwg 1021)




DWG 1023

FLO = SKP 14
ZZZ = SKP 15

PACKAGE
RE-ASSIGNMENTS FOR
NEW ARITHMETIC
INSTRUCTIONS

1092

ENI



INTERRUPT TIMING

- ① $t_2 \cdot \text{INTREQ} \cdot \overline{\text{JMP}} \cdot \text{ENFF}' \rightarrow 1 \rightarrow \text{RFINTFF}, 0 \rightarrow \text{ENFF}$
- ② $\text{GGNI} \cdot \text{RFINTFF}' \rightarrow 1 \rightarrow \text{DOINTFF}, 0 \rightarrow \text{RFINTFF}, \text{INHIBIT } P \rightarrow S, 21 \rightarrow S$
- ③ INTREQ Should be removed by $\text{BCPL} \cdot \text{BDointff}'$
- ④ If instruction in Loc 21 is OPR, $1 \rightarrow \text{ENFF}$

COMMENTS ON INSTRUCTION IN LOC 21 WHEN DOINTFF'

1. NDXP is inhibited



This means that:

- Ⓐ JMP will leave JMP P* in LOC 0.
- Ⓑ OPR will not affect P. Thus $P \rightarrow S$ at end of OPR will return immediately to the next instruction of the main program.

2. BCMA is inhibited during OPR. This means that Accumulator is undisturbed unless willfully affected by asserting SNEL, TNEL, or CLEL.


* P is address of next instruction in main program.

INTERRUPT
TIMING




① ZSETA $\Rightarrow Z_i \rightarrow A_{i-1}$

ZTA = MSC 5



NOTE: 1 \rightarrow PREFF at 0.2

ENI = MSC 10



① NDXP iff CMET
2 NDXP iff CMET



NEW SKIP INSTRUCTION

SIN (SKP6) *SKIP iff PINFF'
FLO (SKP14) SKIP iff FLOFF'
ZZZ (SKP15) SKIP iff Z₀


NOTE: SIN also clears PINFF

NEW INSTRUCTION
AND
MODIFIED CLR
1094

10-27-71
R. OLSON




(Also not necessarily immediately following ENI)



CLASSIC LINC

10-27-71

R. OLSON



- Notes:
1. Formerly used for Ext Clock, refer to Linc Drwg. 1007
 2. These gates were no longer used following a 1966 modification, refer to Linc Drwg. 100B. (true of LCF Lincs also.)
 3. PRESET used to connect to L15Z and L14S.